Stanley.Yang d6dac2bc12 drm/amdgpu: fix channel index mapping for SIENNA_CICHLID
Pmfw read ecc info registers in the following order,
     umc0: ch_inst 0, 1, 2 ... 7
     umc1: ch_inst 0, 1, 2 ... 7
The position of the register value stored in eccinfo
table is calculated according to the below formula,
     channel_index = umc_inst * channel_in_umc + ch_inst
Driver directly use the index of eccinfo table array
as channel index, it's not correct, driver needs convert
eccinfo table array index to channel index according to
channel_idx_tbl.

Reviewed-by: Tao Zhou <tao.zhou1@amd.com>
Signed-off-by: Stanley.Yang <Stanley.Yang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2022-01-25 18:00:33 -05:00
..
2021-06-10 11:28:09 +10:00
2022-01-19 22:32:19 -05:00
2021-04-09 16:46:32 -04:00
2021-07-03 11:13:22 -07:00
2021-05-19 23:50:27 -04:00
2022-01-19 22:32:47 -05:00
2022-01-19 22:32:47 -05:00
2022-01-19 22:32:47 -05:00
2022-01-19 22:32:47 -05:00
2022-01-19 22:32:47 -05:00
2021-06-30 00:18:23 -04:00
2021-10-20 11:43:57 -04:00
2021-05-19 23:50:27 -04:00
2020-07-02 12:02:50 -04:00
2021-10-20 11:43:57 -04:00
2020-08-14 16:22:39 -04:00
2020-07-01 01:59:24 -04:00
2020-07-02 12:02:50 -04:00