Tao Zhang dc6ce57e2a coresight-tpdm: Add timestamp control register support for the CMB
CMB_TIER register is CMB subunit timestamp insertion enable register.
Bit 0 is PATT_TSENAB bit. Set this bit to 1 to request a timestamp
following a CMB interface pattern match. Bit 1 is XTRIG_TSENAB bit.
Set this bit to 1 to request a timestamp following a CMB CTI timestamp
request. Bit 2 is TS_ALL bit. Set this bit to 1 to request timestamp
for all packets.

Reviewed-by: James Clark <james.clark@arm.com>
Signed-off-by: Tao Zhang <quic_taozha@quicinc.com>
Signed-off-by: Jinlong Mao <quic_jinlmao@quicinc.com>
Signed-off-by: Suzuki K Poulose <suzuki.poulose@arm.com>
Link: https://lore.kernel.org/r/1707024641-22460-9-git-send-email-quic_taozha@quicinc.com
2024-02-12 10:29:47 +00:00
..
2023-08-18 11:28:40 -06:00
2022-07-03 18:08:49 -07:00
2021-09-21 18:31:16 +02:00
2023-08-18 11:28:40 -06:00
2023-08-18 11:28:40 -06:00
2023-08-18 11:28:40 -06:00
2023-08-18 11:28:40 -06:00
2023-08-18 11:28:40 -06:00
2021-12-23 20:23:42 +01:00
2021-05-05 11:27:24 -07:00
2023-07-27 07:53:12 +02:00