Phil Edworthy e55c4481e7 clk: renesas: r9a09g011: Add PFC clock and reset entries
Add PFC clock/reset entries to CPG driver.

Signed-off-by: Phil Edworthy <phil.edworthy@renesas.com>
Reviewed-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Link: https://lore.kernel.org/r/20220518135208.39885-1-phil.edworthy@renesas.com
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
2022-06-06 11:13:30 +02:00
..
2022-03-11 18:22:15 -08:00
2022-06-03 11:48:47 -07:00
2022-03-11 18:22:15 -08:00
2022-03-11 18:22:15 -08:00
2022-03-11 18:22:15 -08:00
2021-11-02 14:28:51 -07:00