Sunil Goutham 54d557815e octeontx2-af: Reset all RVU blocks
Go through all BLKADDRs and check which ones are implemented
on this silicon and do a HW reset of each implemented block.
Also added all RVU AF and PF register offsets.

Signed-off-by: Sunil Goutham <sgoutham@marvell.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
2018-10-10 10:06:01 -07:00
..
2018-09-07 10:05:20 +02:00
2018-09-21 09:41:05 +02:00
2018-09-29 14:52:14 -07:00
2018-07-21 08:13:02 +02:00
2018-08-08 15:44:47 +10:00
2018-10-10 10:06:01 -07:00
2018-07-16 09:04:54 +02:00
2018-09-14 13:03:17 -10:00
2018-10-05 16:11:16 -07:00
2018-08-18 11:04:51 -07:00
2018-08-20 11:36:07 +02:00
2018-08-25 14:12:36 -07:00
2018-08-20 16:30:27 -07:00
2018-09-28 18:04:06 -07:00
2018-08-23 13:52:46 -07:00
2018-08-19 09:30:44 -07:00
2018-08-17 11:32:50 -07:00
2018-10-07 21:31:32 -07:00
2018-08-24 08:45:19 -07:00
2018-08-18 11:04:51 -07:00