Monk Liu 635e713298 drm/amdgpu:change SR-IOV DMAframe scheme
According to CP/hw team requirment, to support PAL/CHAINED-IB
MCBP, kernel driver must guarantee DE_META must be inserted
right prior to the work_load DE IB (with PREEMPT flag), there
cannot be any non-work_load DE IB between-in DE_META and
work_load DE IB.

Signed-off-by: Monk Liu <Monk.Liu@amd.com>
Reviewed-by: Christian König <christian.koenig@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2017-05-24 17:40:25 -04:00
..
2017-04-28 16:38:00 -04:00
2017-05-10 13:23:53 -04:00
2017-05-10 13:23:53 -04:00
2017-05-24 17:40:07 -04:00
2017-03-29 23:53:46 -04:00
2016-10-04 11:15:59 -04:00
2017-03-29 23:55:05 -04:00
2016-08-31 15:21:09 -04:00
2016-08-31 15:21:09 -04:00
2017-03-29 23:54:31 -04:00